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Abstract 
 
We report low temperature scanning tunneling microscopy characterization of MoSe2 crystals, 
and the fabrication and electrical characterization of MoSe2 field-effect transistors on both SiO2 
and parylene-C substrates. We find that the multilayer MoSe2 devices on parylene-C show a 
room temperature mobility close to the mobility of bulk MoSe2 ( 100 cm2V-1s-1 − 160 cm2V-1s-1 
), which is significantly higher than that on SiO2 substrate (≈50 cm2V-1s-1). The room 
temperature mobility on both types of substrates  are nearly thickness independent. Our variable 
temperature transport measurements reveal a metal-insulator transition at a characteristic 
conductivity of e2/h.  The mobility of MoSe2 devices extracted from the metallic region on both 
SiO2 and parylene-C increases up to ≈ 500 cm2V-1s-1 as the temperature decreases to ≈ 100 K, 
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with the mobility of MoSe2 on SiO2 increasing more rapidly. In spite of the notable variation of 
charged impurities as indicated by the strongly sample dependent low temperature mobility, the 
mobility of all MoSe2 devices on SiO2 converges above 200 K, indicating that the high 
temperature ( > 200 K) mobility in these devices is nearly independent of the charged impurities. 
Our atomic force microscopy study of SiO2 and parylene-C substrates further rule out the surface 
roughness scattering as a major cause of the substrate dependent mobility. We attribute the 
observed substrate dependence of MoSe2 mobility primarily to the surface polar optical phonon 
scattering originating from the SiO2 substrate, which is nearly absent in MoSe2 devices on 
parylene-C substrate.  
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 The successful isolation of two-dimensional (2D) graphene has stimulated research on a 
broad range of other 2D materials, among which layered transition metal dichalcogenides 
(TMDs) have attracted particular attention.1-15 Similar to graphene, atomic layers of covalently 
bonded chalcogen-metal-chalcogen units can be extracted from bulk TMD crystals by a 
mechanical cleavage technique due to the relatively weak van der Waals interactions between the 
layers. The semiconducting members of the TMD family including MoS2, MoSe2, WS2 and 
WSe2 have not only demonstrated many of the "graphene like" properties highly desirable for 
electronic applications such as a relatively high mobility, mechanical flexibility, chemical and 
thermal stability, and the absence of dangling bonds, but also have a substantial band gap (1 ~ 2 
eV depending on the material and its thickness), which is absent in 2D graphene but required for 
mainstream logic applications.1, 16-18 For example, in contrast to the low ON/OFF ratios in 
graphene field-effect transistors (FETs), an ON/OFF ratio of > 108 has been reported in 
monolayer MoS2.5 
 Despite these recent progress, the mobility values of monolayer and multilayer MoS2 
devices on SiO2 (the most commonly used substrate for MoS2 FETs) reported by multiple groups 
were substantially below the Hall mobility of bulk MoS2 (100~200 cm2V-1s-1), 3, 7, 9-10 which 
greatly hinders their application potential in multifunctional electronic devices.  In addition to the 
intrinsic scattering from phonons in the TMD channel,15 the carrier mobility of TMD transistors 
on SiO2 is expected to be also limited by extrinsic scattering from charged impurities at the 
channel/substrate interface and charge traps in SiO2, substrate surface roughness, and remote 
surface optical phonons originating from SiO2. Coulomb scattering from charged impurities at 
the channel/substrate interface has been proposed as the predominant cause of the relatively low 
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room-temperature mobility in MoS2.7, 19 Although a high-κ dielectric may screen Coulomb 
scattering from charged impurities, complete recovery of the intrinsic phonon-limited mobility 
has not been observed in high-κ dielectric encapsulated MoS2 devices. On the other hand, the 
presence of a low energy optical phonon mode in SiO2 (~ 60 meV) may also cause non-
negligible surface polar optical scattering20 and significantly reduced the mobility, as suggested 
by a recent theoretical study.21 However, experimental investigations of surface polar optical 
phonon effects on the channel mobility of TMD FETs are still lacking. In order to tap into the 
full potential of TMDs as a channel material for high performance FETs, it is crucial to use 
substrate/dielectric materials that do not further reduce the TMD mobility via surface polar 
optical phonon scattering.  
In this article, we present a detailed temperature dependent electrical study of ultrahigh 
crystalline quality multilayer MoSe2 FETs of varying thickness (5-15 nm) on SiO2 and parylene-
C substrates. Parylene-C, a cross-linkable polymer widely used as a passivation layer and gate 
dielectric, is an excellent candidate for substrate because its lowest energy optical phonon mode 
of 130 meV (corresponding to the vibrational stretch of C-Cl bond) cannot be easily excited at 
room temperature.22-23 WSe2 FETs with parylene top gate dielectric have demonstrated high 
room temperature mobility up to 500 cm2/Vs.24 Moreover, parylene-C is insoluble in common 
solvents such as acetone and isopropanol and thus comparable with the standard device 
fabrication process. Our four-terminal electrical measurements of multiple MoSe2 FETs on SiO2 
reveal that the room temperature mobility is nearly thickness independent with an average value 
of ≈ 50 cm2V-1s-1 in good agreement with previously reported results from MoSe2 and MoS2 on 
SiO2 substrates. 25-26 However, a two to three-fold mobility improvement is consistently observed 
5 
 
in MoSe2 FETs on parylene-C substrate compared to MoSe2 devices on SiO2. To elucidate the 
origin of the strong substrate dependence of mobility, we measured the electrical characteristics 
of MoSe2 on both types of substrates between 77 K and 295 K. As the temperature decreases, the 
temperature dependence of the mobility for MoSe2 FETs on both types of substrates behave as μ 
~ T-γ, indicating that the charge transport is dominated by phonon scattering in both cases. 
However, the mobility of MoSe2 FETs on SiO2 substrate increases more rapidly (larger γ ) than 
the devices on parylene-C substrate with decreasing temperature, before eventually merging at µ 
≈ 500 cm2V-1s-1 and T ≈ 100 K. The stronger temperature dependence of MoSe2 devices on SiO2 
than on parylene-C can be primarily attributed to an additional surface polar optical phonon 
scattering contribution originating from the SiO2 substrate, which is consistent with the 
substantially lower room temperature mobility in MoSe2 devices on SiO2 than on parylene-C. 
Our study reveals the important role of surface polar phonon scattering in carrier mobility and 
demonstrates parylene-C as an excellent substrate for TMD FETs. 
                                                                                                                                 
RESULTS AND DISCUSSIONS  
MoSe2 crystals were synthesized by chemical vapor transport using iodine as transport 
agent. The as grown crystals were phase pure as determined by x-ray diffraction. To further 
characterize the quality of the MoSe2 crystals, scanning tunneling microscopy (STM) 
measurements were performed on freshly cleaved surfaces of MoS2 crystals inside an ultra-high 
vacuum (UHV) chamber at 4.5 K without any additional thermal treatment to avoid any possible 
thermally induced surface reconstruction. Figure 1a shows a representative STM topographic 
image of cleaved MoSe2 surface measured by 10 nm × 10 nm, where the atomically resolved 
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honeycomb structures bare close resemblance to other layered systems such as MoS2 and 
graphene. The 1×1 unit cell is shown as a rhombus in the high resolution image (Figure 1b) with 
a lattice distance of 3.3 Å expected for MoSe2.27 Remarkably, the surface within a relatively 
large scan area of 10 nm by 10 nm is surprisingly clean and nearly defect/impurity free (see 
Figure 1a). Since defects and/or impurities reduce the mean free path of the charge carriers and 
thus the mobility by serving as scattering centers for charge transport, the extremely low 
impurity level and high crystalline quality of our MoSe2 is critical to achieving its ultimate 
materials and device performance.14, 28 
 For electrical transport studies, thin MoS2 crystals (5 nm - 15 nm thick) were produced 
by repeated splitting of bulk crystals using a mechanical cleavage method, and subsequently 
transferred to degenerately doped silicon substrates covered either by 290 nm SiO2  or by 130 nm 
parylene-C vapor deposited on top of 290 nm SiO2. 3-4, 29 Optical microscopy was used to 
identify thin MoSe2 crystals, which were further characterized by non-contact mode atomic force 
microscopy (AFM). We chose 5 nm - 15 nm thick MoSe2, because multilayer MoSe2 of this 
thickness range has a much high yield of sufficiently large flakes (for patterning multiple 
electrodes) than thinner samples and a relatively smaller c-axis interlay resistance compared to 
thicker samples.30  MoSe2 FET devices were fabricated using standard electron beam lithography 
and electron beam deposition of 5 nm of Ti and 50 nm of Au.31  To eliminate electrical contact 
contributions, we also patterned voltage probes in between drain and source electrodes to 
facilitate four-terminal measurements.  A schematic illustration and an AFM image of typical 
MoSe2 devices are shown in Figure 1c and 1d, respectively.  Electrical properties of the devices 
were measured by a Keithley 4200 semiconductor parameter analyzer in a Lakeshore Cryogenic 
probe station under high vacuum (~ 1×10-6 Torr).  
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Figure 2a and 2b depict the room temperature transfer characteristics of two ~12 nm 
MoSe2 devices on SiO2 and parylene-C, respectively. Both devices exhibit highly asymmetric 
ambipolar behavior, with the ON/OFF current ratio exceeding 106 for electrons and less than 103 
for holes at a drain-source voltage of 1 V. The asymmetry between electron and hole transport 
may be attributed to  1) a relatively large Schottky barrier height for the hole channel as the 
Fermi level of the contact metal ( Ti ) tends to line up much closer to the conduction band edge 
than the valence band edge in MoSe2, and  2) small amount of intrinsic n-doping in the transport 
channel.32  The hysteresis in the transfer characteristics is likely due to the charge injection from 
the adsorbates (such as moisture and oxygen) on the channel surfaces and/or at the interfaces 
between the channel and the substrate.33 The hysteresis could be reduced by sweeping the gate 
voltage in a smaller range as discussed below. In future studies, the observed hysteresis could 
also be removed using a glove box as achieved by multiple groups.34-36 As shown in Figure 2c 
and 2d, the drain-source current of both devices is linear at low drain-source voltages.  As Vds 
increases, the drain-source current starts to saturate in the low gate voltage range ( Vbg < 10 V 
and  < 30 V for devices on SiO2 and parylene-C, respectively), while remaining linear at higher 
gate voltages. The current saturation at low gate voltages is likely caused by the reduction of the 
effective Vbg and Vds due to the relatively large parasitic series drain/source contact resistance 
(RC) given by Vbg_eff = Vbg -RCIds and Vds_eff = Vds -2RCIds.15 At higher Vbg, the contact resistance is 
lowered by the reduction of the effective Schottky barrier height through band bending, leading 
to more linear Ids-Vds behavior signifying near Ohmic contacts.37   
To investigate the true channel-limited electronic performance of MoSe2 devices and 
understand the charge transport mechanisms, particularly the role of the substrate, we measured 
the back gate dependence of conductivity σ for MoSe2 devices both on SiO2 and on parylene-C 
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in a four-terminal configuration. The four-terminal conductivity is defined as σ ൌ ୢܫ ୱ ൈ ௅ௐ / ୧ܸ୬୬, 
where L and W are the separation between the voltage probes (the inner contacts) and sample 
width, respectively; and V୧୬୬ is the measured voltage difference between the voltage probes (kept 
below 50 mV in all measurements). Field-effect mobility is extracted from the Vbg dependence of 
σ using the expression μ ൌ 1/ܥ௕௚ ൈ ݀σ/݀ ௕ܸ௚ in the linear region of the σ vs Vbg curves, where 
Cbg is the back-gate capacitance per unit area. Based on a simple parallel plate capacitor model, 
Cbg is determined to be 1.2 ×10-8 F cm-2 for 290 nm SiO2 (Cbg = 3.9×ε0/290 nm) and 7.6 ×10-9 F 
cm-2 for 130 nm parylene-C on 290 nm SiO2 ሺܥ௕௚ ൌ ଷ.ଽൈଷ.ଵଶൈக଴ଵଷ଴	௡௠ൈଷ.ଽାଶଽ଴	௡௠ൈଷ.ଵଶሻ, respectively.29 
Figure 3a shows the room temperature conductivity as a function of back gate voltage for two 
representative MoSe2 devices: a 10 nm thick MoSe2 on SiO2 and a 12 nm thick MoSe2 on a 
parylene-C . In spite of the qualitatively similar transfer and output characteristics between 
devices on SiO2 and parylene-C ( Figure 2 ), the mobility of the MoSe2 device on parylene-C (≈ 
118 cm2V-1s-1) is significantly larger than that on SiO2 (≈ 50 cm2V-1s-1). 
To eliminate any possible sample-to-sample variations, we systematically measured 11 
MoSe2 devices on SiO2 and 5 MoSe2 devices on parylene-C in the four-terminal configuration.  
Figure 3b plots room temperature field-effect mobility as a function of channel thickness for all 
measured MoSe2 FETs devices, with thickness ranging from ~ 5 nm to 14 nm.  The mobility of 
our SiO2-supported MoSe2 devices slightly fluctuates around an average value of ≈50 cm2V-1s-1 
without showing any noticeable thickness dependence, consistent with previous results from 
SiO2-supported multilayer MoS2. 21 In spite of the extremely high crystalline quality of our 
MoSe2 samples (as shown in Figure 1a),   the average room temperature mobility of our MoSe2 
devices on SiO2 substrate is rather low compared to the Hall mobility of bulk MoSe2 (about 100 
9 
 
cm2V-1s-1 − 200 cm2V-1s-1), but similar to that observed in SiO2-supported MoS2 devices 
fabricated from commercially available MoS2 crystals.28,26 This suggests that the room 
temperature mobility of our MoSe2 devices on SiO2 is likely limited by extrinsic scattering 
mechanisms. In contrast, the room temperature mobility of all five MoSe2 devices on parylene-C 
ranges from ≈100 cm2V-1V-1s-1 to ≈150 cm2V-1V-1s-1, which is close to the bulk values.28 Since 
the error bars in the mobility data are mainly caused by the uncertainties in the channel length 
between the voltage probes due to their finite width, the greater absolute fluctuations in the 
mobility on parylene-C is directly related to the higher mobility on parylene-C.  
To understand the substrate/dilectric dependent mobiltiy in our MoSe2 devices, we  
consider various mobility-limiting scattering mechanisms as formulated by Mathiessen's rule 
ߤିଵ ൌ ߤூே்ିଵ ൅ ߤௌ஽ିଵ ൅ ߤ஼ூିଵ ൅ ߤௌோିଵ ൅ ߤௌ௉௉ିଵ . Here ߤூே்ିଵ  represents the mobility limited by intrinsic 
scattering from lattice phonons, ߤௌ஽ିଵ presents mobility limited by structural defects, and ߤ஼ூିଵ, ߤௌோିଵ 
and ߤௌ௉௉ିଵ  represent mobility limited by extrinsic scattering from Coulomb impurities (CI), the 
surface roughness (SR), and the dielectric surface polar optical phonons (SPP), respectively. The 
intrinsic mobility ߤூே்  and mobility limited by structural defects ߤௌ஽ are expected to be similar 
for MoSe2 FETs both on SiO2 and on parylene-C, since all our devices are fabricated from the 
same MoSe2 crystal.  We also exclude structural defects as a major source of scattering given the 
extremely high crystalline quality of our MoSe2 crystals.  Next, we consider the effects of 
surface roughness scattering on the mobility of our MoSe2 devices.  Figure 3c and 3d show AFM 
topographic images acquired in the vicinity of MoSe2 samples on SiO2 and parylene-C, 
respectively, from which the RMS surface roughness is determined to be 0.3 nm for SiO2 and 0.6 
nm for  parylene-C. The observation of  higher mobility on rougher parylene-C substrate rules 
out surface roughness scattering as a major cause of the substrate dependent mobility in our 
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MoSe2 devices.  Therefore, we can safely deduce that the lower mobility in MoSe2 devices on 
SiO2 is likely due to additional Coulomb and/or interfacial surface polar optical phonon 
scattering.  
Charged impurities present at the interface between the semiconducting channel and 
substrate have been generally considered as the primary cause of low room-temperature mobility 
in TMD devices.7, 38 Radisavljevic et al. recently showed significantly improved mobility in 
monolayer MoS2 devices with a high-κ HfO2 top-gate dielectric, which was attributed to 
effective damping of Coulomb scattering on charged impurities.7 However, the mobility 
observed in their MoS2 devices (up to 60 cm2V-1s-1 at 260K) is still much lower than the 
theoretical values or experimental results from bulk samples.19, 28  A possible cause of this 
discrepancy is surface polar optical phonon scattering from substrate and gate dielectric. Indeed, 
the temperature-dependent mobility curve in reference 7 was recently reproduced by a Monte 
Carlo method taking into account both the charged impurity scattering and surface polar optical 
phonon scattering.21 Considerable mobility improvement was also reported in multiplayer MoS2 
on PMMA dielectric in comparison with MoS2 on SiO2, which was attributed to the reduced 
short-range disorder and long range disorder at the channel/PMMA interface than at the 
channel/SiO2 interface.21  However, the lack of temperature dependent mobility data makes it 
difficult to further ellucidate the origin of substrate dependent mobility in these devices.   
To shed additional light on the origin of the significant mobility difference between 
MoSe2 devices on SiO2 and on parylene-C, we systematically measured the temperature 
dependence of four-terminal conductivity vs gate voltage. Figures 4a and 4b show the 
temperature dependence of four-terminal conductivity as a function of back gate voltage for two 
representative MoSe2 devices: one on SiO2 and one on parylene-C. At low gate voltages, both 
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devices show typical insulating or semiconducting behavior with the conductivity increasing 
with temperature.  At high gate voltages, the conductivity decreases with increasing temperature, 
characteristic of metallic behavior. To further examine the crossover from an insulating or 
semiconducting state to a metallic state, we plot the conductivity as a function of temperature at 
various gate voltages in Figure 4c and 4d. It is apparent that a metal-insulator transition occurs at 
a critical gate voltage between 30 and 35 V, corresponding to a critical carrier density of ~ 
1×1012 cm-2 and ~ 7 ×1011 cm-2 for the SiO2 and parylene-C substrates, respectively. Above this 
critical carrier density, the conductivity decreases with increasing temperature, corresponding to 
a metallic behavior. Below this critical carrier density, the conductivity increases with increasing 
temperature, characteristic of insulating or semiconducting behavior. More interestingly, this 
metal-insulator transition is associated with a critical conductivity of e2/h, consistent with metal-
insulator transitions (MITs) observed in monolayer, bilayer and multiplayer MoS2 as well as 
theoretical expectations for 2D semiconductors.7, 8, 11 To rule out the possible hysteresis effects 
on the observed MIT, we also measured the four-terminal conductivity as a function of gate 
voltage in both the "up" and "down" gate-sweep directions. As shown in Figure 5b, hysteresis is 
nearly absent in the four-terminal conductivity, while the two terminal conductivity of the same 
device shows substantial hysteresis. The significantly reduced hysteresis in our four-terminal 
conductivity data is likely due to the smaller gate sweep range of our four-terminal measurement 
than two-terminal measurement. Since all our four-terminal conductivity results were 
consistently measured in a relatively small gate voltage range (-10 V < Vbg < 60 V) where the 
hysteresis is negligibly small,  these results were unlikely influenced by possible hysteresis 
effects.   
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 Figure 5a shows the temperature dependence of field-effect mobility for six MoSe2 
devices on SiO2 (solid symbols) and three MoSe2 devices on parylene-C (hollow symbols) 
extracted from the linear region of the conductivity curves in the metallic state (35 < Vbg < 45V), 
using the expression for field-effect mobility μ ൌ 1/ܥ௕௚ ൈ ݀σ/݀ ௕ܸ௚. The mobility values of all 
three devices on parylene-C follow a μ ~ T-γ dependence with γ ≈ 1.2 for the entire measured 
temperature range.  This is consistent with the theoretical modeling of phonon-limited mobility 
in layered TMD materials such as MoS2 and MoSe2, which shows μ ~ T-γ dependence where the 
exponent γ depends on the dominant phonon scattering mechanism with γ~2.4 in bulk MoSe2 
samples and lower for carriers in 2D.19, 28 The relatively low γ in our devices suggests that the 
charge carriers are likely confined in 2D and behave as a 2D electron gas, which is consist with 
the recent finding of  Li et al. that the carriers in a 14 layer MoS2 FET (about 10 nm thick) are 
largely confined within 1-2 nm range near the interface of the gated dielectric.30 A similar μ ~ T-γ  
dependence with a higher γ ≈ 1.7 is observed in two of the six MoSe2 devices on SiO2 (5.2 nm 
and 14 nm thick, respectively), indicating that their mobility is also predominantly limited by 
phonon scattering. The mobility of other four MoSe2 device on SiO2 also follows the same 
phonon limited behavior (with the same power exponent γ ≈ 1.7) at temperatures above 160 K. 
As the temperature decreases from 160 K to 77 K, their mobility starts to saturate, likely limited 
by Coulomb scattering due to the varying amount of charged impurities at the MoSe2/SiO2 
interface as previously observed in MoS2 devices.7, 10  Higher γ value for MoSe2 devices on SiO2 
than on parylene-C suggests additional temperature dependent scattering mechanism(s) in SiO2-
supported MoSe2 devices.   
A likely scenario is that the mobility in MoSe2 on SiO2 is further reduced by additional 
polar optical phonon scattering from the underlying SiO2. The SiO2 surface polar optical phonon 
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mode with an energy of ≈ 60 meV can be easily excited by thermal energy at room temperature, 
while such a soft surface polar optical phonon mode is absent in parylene-C. 20, 22 At about 100 
K, the phonon limited mobility values for MoSe2 devices on both SiO2 (those with lower level of 
charged impurities) and parylene-C merge, which is expected as the mobility undergoes a 
transition from being dominated by optical phonon scattering (including surface polar optical 
phonons) to being dominated by acoustic phonon scattering at ~ 100 K.19  Another possible 
source of stronger temperature dependence of the mobility observed in MoSe2 devices on SiO2 is 
the presence of greater amount of charged impurities at the SiO2/MoSe2 interface than at the 
parylene/MoSe2 interface. Recently, Ong and Fischetti showed theoretically that the increase of 
mobility with decreasing temperature (behaving as µ ~ T-γ ) , which is commonly interpreted to 
be a signature of phonon-limited electron transport, could  also be limited by CI scattering due to 
the weakening of charge screening within the TMD channel as the temperature increases.39 
Although CI scattering could contribute to the temperature dependence of the mobility as a 
separate term, we believe that the lower room temperature mobility and larger γ in our MoSe2 
devices on SiO2 than on parylene-C substrate is unlikely to be chiefly caused by stronger CI 
scattering for the following reasons. Firstly, the mobility of all six MoSe2 devices on SiO2 
converges above 200 K in spite of the notable variation of charged impurities as indicated by the 
strongly sample dependent low temperature mobility (Figure 5), indicating that the high 
temperature ( > 200 K) mobility in these devices is nearly independent of the charged impurities. 
Secondly, the mobility values of our devices on both SiO2 and parylene-C are significantly 
higher than the CI limited mobility from the  calculations of  Ong and Fischetti, suggesting that 
CI scattering plays a less significant role in our devices compared to the theory.39 At carrier 
densities comparable to the lower end of the carrier density range for the calculation of 
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CI/phonon-limited mobility of bear MoS2 devices in reference [39] (≈ 1012 cm-2), the mobility of 
our devices is at least an order of magnitude higher than the calculated mobility. As the carrier 
density increases, the field-effect mobility in our devices slightly decreases (as indicated by the 
slight decrease of the slope in the conductivity-gate voltage curves shown in Figure 4a and 4b),  
while the CI/phonon-limited mobility in reference [39] increases. Thirdly, the temperature 
dependence of mobility in our devices is qualitatively different from the previously  reported CI 
scattering limited field-effect mobility of MoS2 devices, in which case the mobility decreases 
with decreasing temperature below 200 K.7  
In the insulating (or semiconducting) region (Vbg < 35V), the temperature dependence of  
conductivity shows a thermally activated behavior as depicted in Figures 6a and 6b  for devices 
on SiO2 and parylene-C, respectively. Since the conductivity was measured in a four-terminal 
configuration, we exclude Schottky barriers as a possible explanation.  An activation energy Ea  
can be extracted using the express ߪ~exp	ሺെ ாೌ௞ಳ்ሻ, where kB is the Boltzmann constant. As 
shown in Figure 6c, the activation energy Ea decreases with the gate voltage, which can be 
attributed to the decease of energy gap between the Fermi level EF and conduction band edge EC 
as the Fermi level is tuned toward the conduction band by the gate voltage. The slope of the 
curves at low gate voltages (when the devices are in the fully depleted region) can be expressed 
as  ௗாೌௗ௏್೒ ൌ െ
ௗாಷ
ௗ௏್೒ ൌ െ
௘஼್೒
ሺ஼್೒	ା௘మ஽ሺாሻሻ , where D(E) represents the density of trap states at the 
interface between the MoSe2 channel and substrate. The density of trap states is found to be ≈ 
7.6×1012 cm-2 and ≈ 4.9×1012 cm-2 for MoSe2 on SiO2 and parylene-C, respectively, in excellent 
agreement with the D(E) of multiplayer MoS2 on SiO2  reported by Ayari et. al (7.2×1012 cm-2 
).40 The  rather similar D(E) for SiO2 and parylene-C substrates further indicates that CI 
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scattering is unlikely the limiting factor of the drastically different mobility in our MoSe2 devices 
on SiO2 and parylene-C. 
 High-κ HfO2 has been favored as a dielectric material for TMD transistors due to its 
capability to screen charged impurities and its effectiveness in tuning the charge carriers.5, 7  
However, the presence of a soft polar phonon vibration mode in HfO2 along with its high 
dielectric constant may lead to severe surface polar optical phonon scattering. 21 A thin layer of 
parylene may be used as a buffer layer between the TMD channel and HfO2 to reduce the surface 
polar phonon scattering from HfO2 while taking advantage of its high dielectric constant to 
effectively screen the charged impurities and tune the charge density in the TMD channel.  
 
CONCLUSIONS 
In conclusion, we demonstrated that the  room temperature mobility in multiplayer MoSe2 FETs 
fabricated on parylene-C  approaches its bulk value  and is significantly higher than that in 
MoSe2 devices on SiO2. We attribute the observed  mobility difference primarily to the 
additional surface polar optical phonon scattering originating from the SiO2 substrate but nearly 
absent in parylene-C. The additional polar optical phonon scattering from SiO2 substrate at the 
MoSe2/SiO2 interface also leads to a stronger temperature dependence of the mobility in MoSe2 
on SiO2 than on parylene-C. At sufficiently low temperatures where acoustic phonons dominate, 
the mobility of MoSe2 devices both on SiO2 and parylene-C merge. Our  variable temperature 
study of the substrate dependence of the mobility in MoSe2 further demonstrates that substrate 
surface polar phonons  may be a significant limiting factor of room temperature mobility in 
TMD FETs.  
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Methods 
Parylene-C was deposited on degenerately doped silicon substrate with 290 nm thermal oxide  at 
room  using di-para-xylyene(DPX) as the precursor in a commercially available parylene coating 
system (PDS 2010). Multilayer MoSe2 flakes were produced by mechanical exfoliation of high 
quality MoSe2 crystals and subsequently transferred to Si/SiO2 substrates with and without 130 
nm of parylene-C. Optical microscopy and Park-Systems XE-70 noncontact mode atomic 
microscopy (AFM) were used to identify and characterize thin MoSe2 flakes. MoSe2 FET 
devices were fabricated using standard electron beam lithography and subsequent electron beam 
deposition of 5nm of Ti covered by 50 nm of Au. Electrical properties of the devices were 
measured by a Keithley 4200 semiconductor parameter analyzer in a lakeshore Cryogenic probe 
station under high vacuum (1×10-6 Torr).  
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Figure Captions  
Figure 1. (a) 10 nm×10 nm atomic resolution STM topography (Vbias= -0.5 V, Iset= 100 pA) of a 
cleaved MoSe2 crystal measured at 4.5 K.  (b) Close-up image showing a defect-free hexagonal 
lattice. (c) Schematic illustration of the cross-sectional view of back-gated MoSe2 devices on 
SiO2 (top) and parylene-C (bottom) with Au/Ti (50 nm/5 nm) contacts and electrical connections 
for electrical characterization including drain/source electrodes and voltage probes for four-
terminal measurements.   (d) AFM topography of a typical MoSe2 device.  
 
Figure 2. Room temperature transfer characteristics of multilayer MoSe2 FET devices fabricated 
on (a) SiO2 and (b) Parylene-C substrates.  (c,d) Room temperature output characteristics of the 
devices in (a) and (b), respectively. The MoSe2 samples in both (a) and (b) are ~ 12 nm thick.  
 
Figure 3. (a) Room temperature four-terminal conductivity as a function of gate voltage for 
multilayer MoSe2 FETs fabricated on SiO2 and parylene-C substrates. The MoSe2 samples on 
SiO2 and parylene-C are 14 nm and 12 nm thick, respectively.  (b) Field-effect mobility versus 
MoSe2 thickness extracted from multiple MoSe2 devices fabricated on SiO2 (solid circle) and 
parylene-C (solid square), where the error bars are mainly caused by the uncertainties in the 
channel length between the voltage probes due to the finite width of the voltage electrodes. (c,d) 
AFM images of SiO2 and parylene-C surfaces, respectively.  
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Figure 4. Temperature dependent four-terminal conductivity as a function of gate voltage for 
MoSe2 devices on (a)  SiO2 and  (b) parylene-C. (c, d) Gate voltage dependent four-terminal 
conductivity as a function of temperature for the same devices in (a) and (b), respectively.  
Figure 5. (a) Temperature dependence of field-effect mobility extracted from the four-terminal 
conductivity versus gate voltage measurements on MoSe2 devices on SiO2 (solid symbols) and 
parylene-C (hollow symbols) with various thicknesses between 5 nm and 14 nm. (b) Four-
terminal and two-terminal conductivity of a ≈ 10 nm thick MoSe2 device on parylene-C 
measured by sweeping the gate from negative to positive and then from positive to negative 
voltages.  
 
Figure 6. Arrhenius plot of conductivity of MoSe2 devices on (a) SiO2 and (b) parylene-C in the 
insulating region.  (c) Dependence of activation energy on gate voltage.  
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